Skip to content

Transistor Size Optimization in the Tailor Layout System.

David Marple

VenueA*DAC
Year1989
ProceedingsDAC

Browse the full DAC paper archive.