Layout Techniques for Minimizing On-Chip Interconnect Self Inductance.

Yehia Massoud, Steve S. Majors, Tareq Bustami, Jacob K. White

Browse the full DAC paper archive.