A unified approach to simulation and timing verification at the functional level.

Vighneswara Row Mokkarala, Antony Fan, Ravi Apte

Browse the full DAC paper archive.