An adaptive FPGA architecture with process variation compensation and reduced leakage.

Georges Nabaa, Navid Azizi, Farid N. Najm

Browse the full DAC paper archive.