A high-level synthesis flow for the implementation of iterative stencil loop algorithms on FPGA devices.

Alessandro Antonio Nacci, Vincenzo Rana, Francesco Bruschi, Donatella Sciuto, Ivan Beretta, David Atienza

Browse the full DAC paper archive.