A Partitioning-Based Logic Optimization Method for Large Scale Circuits with Boolean Matrix.

Yuichi Nakamura, Takeshi Yoshimura

Browse the full DAC paper archive.