Automatic layout algorithms for function blocks of CMOS gate arrays.

Shigeo Noda, Hitoshi Yoshizawa, Etsuko Fukuda, Haruo Kato, Hiroshi Kawanishi, Takashi Fujii

Browse the full DAC paper archive.