Clock skew optimization via wiresizing for timing sign-off covering all process corners.

Sari Onaissi, Khaled R. Heloue, Farid N. Najm

Browse the full DAC paper archive.