Skip to content

Switch-level delay models for digital MOS VLSI.

John K. Ousterhout

VenueA*DAC
Year1984
ProceedingsDAC

Browse the full DAC paper archive.