Formal Verification of PowerPC Arrays Using Symbolic Trajectory Evaluation.

Manish Pandey, Richard Raimi, Derek L. Beatty, Randal E. Bryant

Browse the full DAC paper archive.