Verilog HDL, powered by PLI: a suitable framework for describing and modeling asynchronous circuits at all levels of abstraction.

Arash Saifhashemi, Hossein Pedram

Browse the full DAC paper archive.