Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
DAC
/
Paper
A transistor-level logic-with-timing simulator for MOS circuits.
Thomas J. Schaefer
Venue
A*
DAC
Year
1985
Proceedings
DAC
DBLP record
conf/dac/Schaefer85 ↗
Browse the full
DAC paper archive
.