An efficient method of fault simulation for digital circuits modeled from boolean gates and memories.

Donald M. Schuler, Roger K. Cleghorn

Browse the full DAC paper archive.