A layout system for the random logic portion of MOS LSI.

Isao Shirakawa, Noboru Okuda, Takashi Harada, Sadahiro Tani, Hiroshi Ozaki

Browse the full DAC paper archive.