Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
DAC
/
Paper
VHDL & Verilog Compared & Contrasted - Plus Modeled Example Written in VHDL, Verilog and C.
Douglas J. Smith
Venue
A*
DAC
Year
1996
Proceedings
DAC
DBLP record
conf/dac/Smith96 ↗
Browse the full
DAC paper archive
.