Skip to content

Hardware acceleration of gate array layout.

Philip M. Spira, Carl Hage

VenueA*DAC
Year1985
ProceedingsDAC

Browse the full DAC paper archive.