Skip to content

A logic minimizer for VLSI PLA design.

Bill Teel, Doran Wilde

VenueA*DAC
Year1982
ProceedingsDAC

Browse the full DAC paper archive.