Improving formal timing analysis of switched ethernet by exploiting FIFO scheduling.

Daniel Thiele, Philip Axer, Rolf Ernst

Browse the full DAC paper archive.