Timing analysis for digital fault simulation using assignable delays.

Edward W. Thompson, Stephen A. Szygenda, N. Billawala, R. Pierce

Browse the full DAC paper archive.