Area-optimized low-latency approximate multipliers for FPGA-based hardware accelerators.

Salim Ullah, Semeen Rehman, Bharath Srinivas Prabakaran, Florian Kriebel, Muhammad Abdullah Hanif, Muhammad Shafique, Akash Kumar

Browse the full DAC paper archive.