Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
DAC
/
Paper
Simulation of the effects of timing jitter in track-and-hold and sample-and-hold circuits.
Vinita Vasudevan
Venue
A*
DAC
Year
2005
Proceedings
DAC
DBLP record
conf/dac/Vasudevan05 ↗
Browse the full
DAC paper archive
.