Skip to content

An efficient algorithm for frequency-weighted balanced truncation of VLSI interconnects in descriptor form.

Vinita Vasudevan, M. Ramakrishna

VenueA*DAC
Year2015
ProceedingsDAC

Browse the full DAC paper archive.