Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
DAC
/
Paper
An efficient algorithm for frequency-weighted balanced truncation of VLSI interconnects in descriptor form.
Vinita Vasudevan
,
M. Ramakrishna
Venue
A*
DAC
Year
2015
Proceedings
DAC
DBLP record
conf/dac/VasudevanR15 ↗
Browse the full
DAC paper archive
.