Design sensitivity of single event transients in scaled logic circuits.

Jyothi Velamala, Robert LiVolsi, Myra Torres, Yu Cao

Browse the full DAC paper archive.