Design-while-verify: correct-by-construction control learning with verification in the loop.

Yixuan Wang, Chao Huang, Zhaoran Wang, Zhilu Wang, Qi Zhu

Browse the full DAC paper archive.