Skip to content

Hierarchical decoding of double error correcting codes for high speed reliable memories.

Zhen Wang

VenueA*DAC
Year2013
ProceedingsDAC

Browse the full DAC paper archive.