An expected hypervolume improvement algorithm for architectural exploration of embedded processors.

Hongwei Wang, Jinglin Shi, Ziyuan Zhu

Browse the full DAC paper archive.