Rule-based VLSI Verification System Constrained by Layout Parasitics.

Jacques Wenin, Johan Verhasselt, Marc Van Camp, Jean Leonard, Pierre Guebels

Browse the full DAC paper archive.