Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
DAC
/
Paper
An efficient method for multi-level approximate logic synthesis under error rate constraint.
Yi Wu
,
Weikang Qian
Venue
A*
DAC
Year
2016
Proceedings
DAC
DBLP record
conf/dac/WuQ16 ↗
Browse the full
DAC paper archive
.