Skip to content

An efficient method for multi-level approximate logic synthesis under error rate constraint.

Yi Wu, Weikang Qian

VenueA*DAC
Year2016
ProceedingsDAC

Browse the full DAC paper archive.