A high-parallelism distributed scheduling mechanism for multi-core instruction-set simulation.

Meng-Huan Wu, Peng-Chih Wang, Cheng-Yang Fu, Ren-Song Tsay

Browse the full DAC paper archive.