Skip to content

Architectural Exploration Using Verilog-Based Power Estimation: A Case Study of the IDCT.

Thucydides Xanthopoulos, Yoshifumi Yaoi, Anantha P. Chandrakasan

VenueA*DAC
Year1997
ProceedingsDAC

Browse the full DAC paper archive.