A Floorplan-Based Planning Methodology for Power and Clock Distribution in ASICs.

Joon-Seo Yim, Seong-Ok Bae, Chong-Min Kyung

Browse the full DAC paper archive.