Skip to content

A layout checking system for large scale integrated circuits.

Kenji Yoshida, Takashi Mitsuhashi, Yasuo Nakada, Toshiaki Chiba, Kiyoshi Ogita, Shinji Nakatsuka

VenueA*DAC
Year1977
ProceedingsDAC

Browse the full DAC paper archive.