Skip to content

A heuristic procedure for ordering MOS arrays.

Hitoshi Yoshizawa, Hiroshi Kawanishi, K. Kani

VenueA*DAC
Year1975
ProceedingsDAC

Browse the full DAC paper archive.