An Efficient Bit-level Sparse MAC-accelerated Architecture with SW/HW Co-design on FPGA.

Chenming Zhang, Lei Gong, Chao Wang, Xuehai Zhou

Browse the full DAC paper archive.