Validation of the Proposed Fault Injection, Test and Hardness Analysis for Combinational Data-Flow Verilog HDL Designs Under the RASP-FIT Tool.

Abdul Rafay Khatri, Ali Hayek, Josef Brcsk

Browse the full DASC paper archive.