Test Time Reduction Reusing Multiple Processors in a Network-on-Chip Based Architecture.

Alexandre M. Amory, Marcelo Lubaszewski, Fernando Gehm Moraes, Edson I. Moreno

Browse the full DATE paper archive.