Partially Redundant Logic Detection Using Symbolic Equivalence Checking in Reversible and Irreversible Logic Circuits.

David Y. Feinstein, Mitchell A. Thornton, D. Michael Miller

Browse the full DATE paper archive.