Efficient Techniques for Modeling Chip-Level Interconnect, Substrate and Package Parasitics.

Peter Feldmann, Sharad Kapur, David E. Long

Browse the full DATE paper archive.