A parameterized timing-aware flip-flop merging algorithm for clock power reduction.

Chaochao Feng, Daheng Yue, Zhenyu Zhao, Zhuofan Liao

Browse the full DATE paper archive.