Skip to content

A 14 bit, 280 kS/s cyclic ADC with 100 dB SFDR.

Thomas Froehlich, Vivek Sharma, Markus Bingesser

VenueADATE
Year2010
ProceedingsDATE

Browse the full DATE paper archive.