A generic topology selection method for analog circuits with embedded circuit sizing demonstrated on the OTA example.
Andreas Gerlach, Jrgen Scheible, Thoralf Rosahl, Frank-Thomas Eitrich
Browse the full DATE paper archive.
Andreas Gerlach, Jrgen Scheible, Thoralf Rosahl, Frank-Thomas Eitrich
Browse the full DATE paper archive.