A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification.

Kees Goossens, John Dielissen, Om Prakash Gangwal, Santiago Gonzlez Pestana, Andrei Radulescu, Edwin Rijpkema

Browse the full DATE paper archive.