Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
DATE
/
Paper
High-speed clock recovery for low-cost FPGAs.
Istvn Haller
,
Zoltan Francisc Baruch
Venue
A
DATE
Year
2010
Proceedings
DATE
DBLP record
conf/date/HallerB10 ↗
Browse the full
DATE paper archive
.