Skip to content

A high performance SEU-tolerant latch for nanoscale CMOS technology.

Zhengfeng Huang

VenueADATE
Year2014
ProceedingsDATE

Browse the full DATE paper archive.