Cross-layer optimized placement and routing for FPGA soft error mitigation.

Keheng Huang, Yu Hu, Xiaowei Li

Browse the full DATE paper archive.