TRAIN: a virtual transaction layer architecture for TLM-based HW/SW codesign of synthesizable MPSoC.

Wolfgang Klingauf, Hagen Gdke, Robert Gnzel

Browse the full DATE paper archive.