Leakage power reduction for deeply-scaled FinFET circuits operating in multiple voltage regimes using fine-grained gate-length biasing technique.

Ji Li, Qing Xie, Yanzhi Wang, Shahin Nazarian, Massoud Pedram

Browse the full DATE paper archive.