Layout-aware sizing of analog ICs using floorplan & routing estimates for parasitic extraction.

Nuno Loureno, Ricardo Martins, Nuno Horta

Browse the full DATE paper archive.