Sub-clock power-gating technique for minimising leakage power during active mode.

Jatin N. Mistry, Bashir M. Al-Hashimi, David Flynn, Stephen Hill

Browse the full DATE paper archive.