Physical-aware simulated annealing optimization of gate leakage in nanoscale datapath circuits.

Saraju P. Mohanty, Ramakrishna Velagapudi, Elias Kougianos

Browse the full DATE paper archive.